


# QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


The MC74F258A is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common Data Select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{OE}$ ) input, allowing the outputs to interface directly with bus-oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Inverting 3-State Outputs
- AC Enhanced Version of the F258

#### **CONNECTION DIAGRAM** (TOP VIEW)




#### **LOGIC DIAGRAM**




## MC74F258A

# QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

**FAST™ SCHOTTKY TTL** 





### MC74F258A

#### **FUNCTION TABLE**

Output Enable	Select Input	Data Inputs		Output
ŌĒ	s	l <sub>0</sub>	l <sub>1</sub>	Z
Н	Х	Х	Х	Z
L	Н	Х	L	Н
L	Н	Х	Н	L
L	L	L	Х	Н
L	L	Н	X	L

H = HIGH Voltage Level L = LOW Voltage Level

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	74	0	25	70	°C
IOH	Output Current — High	74			-3.0	mA
loL	Output Current — Low	74			24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	ol Parameter		Min	Тур	Max	Unit	Test Co	nditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input F	IIGH Voltage
V <sub>IL</sub>	Input LOW Voltage				0.8	V	Guaranteed Input L	OW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
Vон	Output HIGH Voltage	74	2.7	3.3		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.75 V
		74	2.4					V <sub>CC</sub> = MIN
V <sub>OL</sub>	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN
lozh	Output OFF Current — HIGH				50	μΑ	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
lozL	Output OFF Current — LOW				-50	μΑ	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX
lн	Input HIGH Current				20	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX
					100	μΑ	V <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
ICCH				6.2	9.5		S, I <sub>1X</sub> = 4.5 V	
							$\overline{OE}$ , $I_{0x} = GND$	
ICCL	CCL Power Supply Current			15.1	23	mA	I <sub>1X</sub> = 4.5 V	V <sub>CC</sub> = MAX
							$\overline{OE}$ , $I_{0x}$ , $S = GND$	
Iccz				11.3	17		S, I <sub>0x</sub> = GND	]
							<del>OE</del> , I <sub>1X</sub> = 4.5 V	

#### NOTES:

X = Don't Care

Z = High Impedance

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

#### MC74F258A

#### **AC CHARACTERISTICS**

		74F		74F		
		T <sub>A</sub> = +25°C		T <sub>A</sub> = 0°C to 70°C		
		V <sub>CC</sub> = +5.0 V		$V_{CC} = 5.0 V \pm 10\%$		
		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		
Symbol	Parameter	Min	Max	Min	Max	Unit
<sup>t</sup> PLH	Propagation Delay	2.5	5.3	2.0	6.0	ns
t <sub>PHL</sub>	$I_n$ to $\overline{Z}_n$	1.0	4.0	1.0	5.0	
<sup>t</sup> PLH	Propagation Delay	3.0	7.5	3.0	8.5	ns
<sup>t</sup> PHL	S to $\overline{Z}_n$	2.5	7.0	2.5	8.0	
<sup>t</sup> PZH	Output Enable Time	2.0	6.0	2.0	7.0	ns
<sup>t</sup> PZL		2.5	7.0	2.5	8.0	
tPHZ	Output Disable Time	2.0	6.0	2.0	7.0	ns
t <sub>PLZ</sub>		1.5	6.0	1.5	7.0	

#### **FUNCTIONAL DESCRIPTION**

The F258A is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the  $\rm I_{0X}$  inputs are selected and when Select is HIGH, the  $\rm I_{1X}$  inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The F258A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_{a} &= \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ \overline{Z}_{b} &= \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ \overline{Z}_{c} &= \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \\ \overline{Z}_{d} &= \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{split}$$

When the Output Enable input ( $\overline{OE}$ ) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.